Reduced Complexity Belief Propagation Decoders for Polar Codes by Lin, Jun et al.
Reduced Complexity Belief Propagation Decoders
for Polar Codes
Jun Lin, Chenrong Xiong and Zhiyuan Yan
Department of Electrical and Computer Engineering, Lehigh University, PA, USA
Email: {jul311,chx310,yan}@lehigh.edu
Abstract—Polar codes are newly discovered capacity-achieving
codes, which have attracted lots of research efforts. Polar codes
can be efficiently decoded by the low-complexity successive cance-
lation (SC) algorithm and the SC list (SCL) decoding algorithm.
The belief propagation (BP) decoding algorithm not only is an
alternative to the SC and SCL decoders, but also provides soft
outputs that are necessary for joint detection and decoding. Both
the BP decoder and the soft cancelation (SCAN) decoder were
proposed for polar codes to output soft information about the
coded bits. In this paper, first a belief propagation decoding
algorithm, called reduced complexity soft cancelation (RCSC)
decoding algorithm, is proposed. Let N denote the block length.
Our RCSC decoding algorithm needs to store only 5N − 3 log-
likelihood ratios (LLRs), significantly less than 4N−2+ N log2 N
2
and N(log2N+1) LLRs needed by the BP and SCAN decoders,
respectively, when N > 64. Besides, compared to the SCAN
decoding algorithm, our RCSC decoding algorithm eliminates
unnecessary additions over the real field. Then the simplified
SC (SSC) principle is applied to our RCSC decoding algorithm,
and the resulting SSC-aided RCSC (S-RCSC) decoding algorithm
further reduces the computational complexity. Finally, based on
the S-RCSC decoding algorithm, we propose a corresponding
memory efficient decoder architecture, which has better error
performance than existing architectures. Besides, our decoder
architecture consumes less energy on updating LLRs.
I. INTRODUCTION
Polar codes [1] are a significant breakthrough in coding
theory, since polar codes can achieve the channel capacity of
binary-input symmetric memoryless channels [1] and arbitrary
discrete memoryless channels [2]. Polar codes of block length
N can be efficiently decoded by a successive cancelation (SC)
algorithm [1] with a complexity of O(N logN), where N is
the block length. In spite of the low-complexity nature of the
SC algorithm, the error performance of the SC algorithm is
worse than Turbo or LDPC codes for short or moderate polar
codes.
The belief propagation (BP) decoding of polar codes over
factor graph [3] was proposed in [1]. The message passing
schedules and error performances under finite lengths were
further discussed in [4], [5]. A low complexity soft-output ver-
sion of the SC decoder called soft cancelation (SCAN) decoder
was proposed in [6]. Compared to the BP decoders in [4], [5],
the SCAN decoder has much lower computational complexity
and requires less memory to store the soft messages. The
SCAN decoding algorithm employs a serial message updating
schedule, which is similar to the SC decoding of polar codes.
In contrast, the BP decoding algorithms in [1], [4], [5] employ
a parallel message updating schedule. It was shown in [6]
that the SCAN decoding algorithm converges faster than the
BP decoding algorithm due to the better dissemination of
information. Compared to the SC decoding algorithm, both the
BP and SCAN decoding algorithms have higher computational
complexity and require more memory. However, these belief
propagation decoding algorithms not only offer an alternative
to the SC and SC list (SCL) decoders, but also are necessary
for the application of polar codes in receivers that employ the
joint detection and decoding technique.
Even though the decoder architectures of the SC and SCL
decoding algorithms have been well studied, the architectures
of the soft-output decoders for polar codes have not been
sufficiently investigated in literature. Under a 65nm CMOS
technology, for a (1024, 512) polar code, the BP polar decoder
chip in [7] achieves a coded throughput of 4.68Gbps when
the signal to noise ratio (SNR) equals 4.0dB by occupying
1.48mm2 silicon area. Several early stopping criterions for
the BP decoding of polar codes were proposed in [8] to
improve the decoder throughput and energy efficiency. The
(1024, 512) polar BP decoder in [8] achieves a net information
throughput of 4.5 Gbps using 1.96 million gates under a 45nm
CMOS technology. The BP decoder architectures in [7], [8]
achieve multi Gbps throughput due to the parallel message
updating schedule. However, these architectures in [7], [8] are
not suitable for larger block lengths, since the number of basic
processing elements (PE) is N and N2 log2N , respectively. For
larger N , the resulting BP decoders will suffer from excessive
area and power. For the SCAN decoding algorithm, its efficient
hardware implementations have not been discussed in open
literature to the best of our knowledge.
In this paper, we focus on the soft-output decoding of polar
codes. Our main contributions are:
(1) A reduced complexity soft-output version of SC decoder,
called reduced complexity soft cancelation (RCSC) decoder,
is proposed. Compared to the BP and SCAN decoding algo-
rithms, our RCSC decoding algorithm has lower computational
complexity and stores less LLRs. Our RCSC decoding algo-
rithm needs to store only 5N−3 LLRs, significantly less than
4N − 2 + N log2N2 and N(log2N + 1) LLRs needed by the
BP and SCAN decoder, respectively, when N > 64. Besides,
our RCSC decoding algorithm converges almost as fast as the
SCAN decoding algorithm.
(2) The simplified SC [9] (SSC) principle is applied to our
RCSC decoding algorithm, resulting in the SSC-aided RCSC
(S-RCSC) decoding algorithm with even less computational
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complexity.
(3) Based on our S-RCSC algorithm, a corresponding
scalable decoder architecture for polar codes is proposed.
Compared to BP decoders in [7], [8], our decoder architecture
has better error performance. Besides, our decoder architecture
consumes less energy on updating LLRs.
II. PRELIMINARIES
A. Polar codes
Under the Arıkan’s construction method [1], the generation
matrix of a polar code is an N × N matrix G = BNF⊗n,
where N = 2n, BN is the bit reversal permutation matrix [1],
and F =
[
1
1
0
1
]
. Here ⊗n denotes the nth Kronecker power
and F⊗n = F ⊗ F⊗(n−1). Let uN−10 = (u0, u1, · · · , uN−1)
denote the data bit sequence and xN−10 = (x0, x1, · · · , xN−1)
the coded bit sequence, then xN−10 = u
N−1
0 G. An (N,K)
polar code is defined by setting N −K bits of uN−10 to zero,
denoted as frozen bits. The information is conveyed by the
rest K bits, denoted as information bits.
B. BP and SCAN Decoding Algorithms for Polar Codes
The BP and SCAN decoding algorithms are performed
over the factor graph of a polar code, which is derived
from the encoding equations. Take N = 8 as an example,
the corresponding factor graph is shown in Fig. 1(a). For
i = 0, 1, 2 and j = 0, 1, · · · , 7, node (i, j) in Fig. 1(a) has
two associated LLR messages Li,j and Ri,j , which are passed
to the left and right directions of the factor graph. Li,j and
Ri,j are called left and right LLR messages, respectively. As
shown in Fig. 1(a), the factor graph of a polar code of length
N = 2n consists of Nn2 homogenous unit factor graphs and
n+ 1 columns of nodes.
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Fig. 1. (a) Factor graph for a polar code with N = 8 (b) Message passing
on an unit graph
The message passing on a unit graph is shown in Fig. 1(b),
where Li,j0 , Li,j1 , Ri+1,j2 , Ri+1,j3 are LLR messages sending
to the unit graph. Ri,j0 , Ri,j1 , Li+1,j2 , Li+1,j3 are LLR mes-
sages sending from the unit factor graph and can be computed
as follows:
Li+1,j2 = f(Ri+1,j3 + Li,j1 , Li,j0), (1)
Li+1,j3 = f(Ri+1,j2 , Li,j0) + Li,j1 , (2)
Ri,j0 = f(Ri+1,j2 , Ri+1,j3 + Li,j1), (3)
Ri,j1 = Ri+1,j3 + f(Ri+1,j2 , Li,j0), (4)
where f(a, b) is approximated as
f(a, b) ≈ sign(a)× sign(b)×min(|a|, |b|). (5)
For i = 0, 1, · · · , n, let Li = (Li,0, Li,1, · · · , Li,N−1) and
Ri = (Ri,0, Ri,1, · · · , Ri,N−1) denote all the left and right
LLRs associated with the nodes in column i, respectively. Each
iteration of the BP decoding algorithm consists of the left-
direction message updating and the following right-direction
message updating. During the left-direction message updating,
L1,L2, · · · ,Ln are updated in serial using Eqs. (1) and (2),
where all the left LLRs associated with the same column
are updated in parallel. During the right-direction message
updating, Rn−1,Rn−2, · · · ,R0 are updated in serial using
Eqs. (3) and (4), where all the right LLRs associated with the
same column are computed in parallel. Note that L0 is the
received channel LLR vector and Rn has N constant LLRs,
where Rn,j = 0 if ui is an information bit and Rn,j = +∞
otherwise. As shown in [7], a BP decoder needs to store
N(log2N+1) LLRs. In terms of the computational complex-
ity, each iteration of the BP decoding algorithm is dominated
by 2N log2N additions and 2N log2N comparisons over the
real field.
Based on Eqs. (1) to (4), the SCAN decoding algorithm
applies a different message updating schedule, which follows
the SC decoding schedule. For each Li and Ri, instead
of updating all the LLRs in parallel, the SCAN decoding
algorithm divides N LLRs into 2i groups, which are updated
in serial. However, the N2i LLRs within each group are updated
in parallel. Compared to the BP decoding algorithm, the
SCAN decoding algorithm converges faster and needs to store
fewer LLRs due to the fact that certain LLRs will never be
used in the following iterations. As shown in [6], the SCAN
decoding algorithm needs to store 2N − 1 left LLRs. In [6],
the right LLRs are divided into two groups: Ri,j’s with j
being an odd and even number, which are denoted as Ro
and Re, respectively. The SCAN decoding algorithm in [6]
needs to store N2 log2N and 2N − 1 LLRs for Ro and Re,
respectively. Note that, the SCAN decoding algorithm has
the same computational complexity per iteration as the BP
decoding algorithm.
III. THE PROPOSED RCSC DECODING ALGORITHM
A. Modified Message Passing on the Unit Graph
Both the BP and SCAN decoding algorithms are based on
the message passing schedules shown in Eqs. (1) to (4). In this
section, we first propose a modified message passing schedule
to compute Le, which are Li,j’s with j being an even integer.
For each unit graph, the left LLR
Li+1,j2 =
{
f(Ri+1,j3 + Li,j1 , Li,j0) if i = 0,
f(Li,j1 , Li,j0) if i > 0,
(6)
where j2 is an even integer and j3 = j2 + 1. The modified
message passing schedule for i = 0 and i > 0 is shown in
Figs. 2(a) and 2(b), respectively. As shown in Figs. 2(a) and
2(b), the right LLR Ri+1,j3 is considered only when i = 0.
For the computation of Li+1,j3 and other right LLRs, Eqs. (2)
to (4) are still used.
0,i j
L
1,i j
L
21,i j
L 
31,i j
R 
0,i j
L
1,i j
L
21,i j
L 
(a) (b)
Fig. 2. (a) Message passing for the computing of Li+1,j2 when i = 0 (b)
Message passing for the computing of Li+1,j2 when i > 0
Compared to the message passing schedule shown in
Fig. 1(b), the benefits of our modified message passing sched-
ule are as follows.
1) When i > 1, an summation over the real field is saved
when computing Li,j with j being an even integer.
2) When j is an even integer, the data dependency between
Ri,j+1 and Li,j is removed when i > 1. As a result, it
is unnecessary to store all LLRs in Ro for the following
iterations.
When i = 0, the modified message passing schedule still
considers the right LLR as Ri+1,j3 as shown in Fig. 2(a). The
reason is that we want to find a way to feed Ro back to the
next iteration.
B. The Proposed RCSC Decoding Algorithm
Based on our modified message passing schedule, an RCSC
decoding algorithm is proposed in Alg. 1 for polar codes.
Like the SCAN decoding algorithm, our RCSC algorithm
also employs the SC decoding schedule when updating all
soft messages. As shown in Alg. 1, L is a set of n + 1
LLR arrays L0,L1, · · · ,Ln, where Li stores 2n−i LLRs for
i = 0, 1, · · · , n. Ro is a set of n LLR arrays Ro1,Ro2, · · · ,Ron,
where Roi stores 2n−i LLRs for i = 1, 2, · · · , n. Re is a set
of n+ 1 LLR arrays Re0,Re1, · · · ,Ren, where Rei stores 2n−i
LLRs for i = 0, 1, · · · , n. For our RCSC algorithm, L,Ro,Re
are the memory locations used to store left LLRs, Ro and Re,
respectively.
As shown in Alg. 1, each iteration of our RCSC decoding
algorithm is divided into N serial step. For i = 0, 1, · · · , N−1,
during step i, part of left LLRs are first updated in the
way shown in Alg. 2. If i is an odd integer, part of the
right LLRs are also updated in the way shown in Alg. 3.
sj and ej in Alg. 2 and 3, respectively, are variable integer
indices depending on j. Let (bn−1, bn−2, · · · , b0) be the binary
representation of the integer index j, where b0 is the least
significant bit (LSB). When j is a non-zero even number,
sj = n − (k + 1) such that bk+1 = 1 and br=0 for r 6 k.
Algorithm 1: The Proposed RCSC Decoding algorithm
input : n, the received channel message yN−10
output: xˆN−10
1 for iter = 1 to IM do
2 for j = 0 to N − 1 do
3 LComp(j,L,Ro,Re)
4 if j mod 2 = 0 then
5 if uj is a frozen bit then Ren[0] =∞ else
Ren[0] = 0
6 else
7 if uj is a frozen bit then Ron[0] =∞ else
Ron[0] = 0 RComp(j,L,Ro,Re)
8 for j = 0 to N − 1 do
9 if (L0[j] +Re0[j]) > 0 then xˆj = 0 else xˆj = 1
10 if xˆN−10 is a valid codeword then return xˆ
N−1
0
Algorithm 2: LComp(j,L,Ro,Re)
input : j,L,Ro,Re
1 i = sj
2 for k = 0 to 2n−i − 1 do
3 if j = 0 then
4 Li[k] = f(Li−1[2k],Li−1[2k + 1] +Roi [k])
5 else Li[k] = Li−1[2k + 1] + f(Li−1[2k],Rei [k])
6 for i = sj + 1 to n do
7 for k = 0 to 2n−i − 1 do
8 Li[k] = f(Li−1[2k],Li−1[2k + 1])
Algorithm 3: RComp(j,L,Ro,Re)
input : j,L,Ro,Re
1 for i = n− 1 to ej + 1 do
2 for k = 0 to 2n−i − 1 do
3 Roi [2k] = f(Rei+1[k],Roi+1[k] + Li[2k + 1])
4 Roi [2k + 1] = Roi+1[k] + f(Rei+1[k],Li[2k])
5 i = ej
6 for k = 0 to 2n−i − 1 do
7 Rei [2k] = f(Rei+1[k],Roi+1[k] + Li[2k + 1])
8 Rei [2k + 1] = Roi+1[k] + f(Rei+1[k],Li[2k])
When j = 0, sj = 1. When b0 = 1, sj = n. ej = n − k,
where k is the smallest integer such that bk = 0. If bk = 1 for
k = 0, 1, · · · , n− 1, then ej = 0.
TABLE I
COMPARISONS WITH THE BP AND SCAN DECODING ALGORITHMS
BP SCAN RCSC
# of stored LLRs N(n+ 1) 4N − 2 + Nn
2
5N − 3
# of additions 2Nn 2Nn 3Nn
2
+ N
2
# of comparisons 2Nn 2Nn 2Nn
In Table I, we compare our RCSC decoding algorithm with
the BP and SCAN decoding algorithms in terms of memory
and computational complexities. The block length N = 2n.
As shown in Table I, when n > 6 (N > 64), the number of
stored LLRs by our RCSC algorithm is the smallest among all
three algorithms. When the block lengths are larger, our RCSC
algorithm achieves more significant memory saving compared
to the BP and SCAN decoding algorithms. Besides, as shown
in Table I, our RCSC algorithm saves (n−1)N2 additions per
iteration compared to the BP and SCAN algorithm.
Compared to the SCAN decoding algorithm, the major
improvements of our RCSC decoding algorithm are as follows.
1) As shown in Alg. 2, when updating left LLRs, our RCSC
algorithm employs the modified message passing schedule
shown in Section III-A, which changes the data dependency
between left LLRs and Ro.
2) The modified data dependency results in efficient storage
of Ro and reduced number of additions.
C. SSC-aid RCSC Decoding Algorithm
In [9], [10], a polar code of length N can be represented
by a binary tree of depth n, where each node represents a
constituent code. Fig. 3 shows the tree representation of an (8,
3) polar code, where the black and white leaf nodes correspond
to information and frozen bits, respectively. Among all the
nodes of a tree, a node is called a rate-1 and rate-0 node if
all of its leaves are associated with information and frozen
bits, respectively. The SC decoding algorithm was performed
on a binary tree in [9], [10], where each node behaves as a
decoder for the corresponding constituent code. In this section,
we formulate the proposed RCSC decoding algorithm on a
binary tree.
layer index
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Fig. 3. Message passing on a binary tree
As shown in Fig. 3, a node v with layer index i and a
constituent code of length Nv = 2n−i receives a soft message
vector, αv , containingNv LLRs, from its parent node vp. Node
v then calculates the soft message vector to its left child, αl,
containing Nv/2 LLRs, via
αl[k] =
{
f(βr[k] + αv[2k + 1], αv[2k]) if i = 0,
f(αv[2k], αv[2k + 1]) if i > 0,
(7)
for k = 0, 1, · · · ,Nv/2 − 1, where βr (containing Nv/2
LLRs) is the soft message vector sent from the right child
in the previous iteration. Node v then waits until an updated
soft LLR vector, βl (containing Nv/2 LLRs), is sent from
its left child. In the following step, Node v calculates the
soft message vector to its right child, αr, where αr[k] =
αv[2k+1]+f(αv[2k], βl[k]) for k = 0, 1, · · · ,Nv/2−1. Once
both βl and βr are updated, the soft message sent from node v,
βv , is calculated using βv[2k] = f(βl[k], βr[k]+αv[2k+1]) and
βv[2k+1] = βr[k]+f(βl[k], αv[2k]) for k = 0, 1, · · · ,Nv/2−
1. If node v is a leaf node, βv = 0 if node v corresponds to
an information bit and βv = +∞ otherwise.
For our SSC-aid RCSC (S-RCSC) decoding algorithm, if
node v is a rate-0 node, βv = (+∞,+∞, · · · ,+∞) is re-
turned immediately without traversing its child nodes. If node
v is a rate-1 node, βv = (0, 0, · · · , 0) is returned immediately.
In this way, both the decoding latency and computational
complexity can be reduced further. The S-RCSC algorithm
has the same memory architecture as that of RCSC. βv is
stored in Re and Ro if node v is the left and right child of
its parent node vp, respectively. For each node v, αv can be
stored in L. Take the (8, 3) polar code in Fig. 3 as an example,
during each iteration, the RCSC decoding algorithm needs to
visit all 15 nodes. In contrast, our S-RCSC decoding algorithm
visits only 7 nodes (nodes 0, 1, 2, 5, 6, 11, 12) in each
iteration. Hence, the S-RCSC decoding algorithm has lower
computational complexity that the RCSC decoding algorithm
since the number of LLRs that need to be updated is reduced
due to the SSC principle.
D. Numerical Results
For both a (1024, 512) and a (32768, 29504) polar codes, the
frame error rate (FER) performance of our S-RCSC decoding
algorithm is shown in Figs. 4 and 5, respectively, where S-
RCSCk denotes our S-RCSC algorithm with the maximum
number of iterations IM = i. SCAN2 denotes the SCAN
decoding algorithm with the maximum number of iterations
being 2. The error performances of the BP decoding algorithm
under 100 maximum iterations are also shown in Figs. 4 and 5.
As shown in Figs. 4 and 5, the error performance of the
S-RCSC is slightly better than SCAN decoding algorithm.
For both polar codes, our S-RCSC decoding algorithm has
better error performance than the BP decoding algorithm
when the signal to noise ratio (SNR) is higher. Note that
the error performances of the RCSC and S-RCSC decoding
algorithm are the same. As a result, we did not show the
error performances of the RCSC decoding algorithm in Figs. 4
and 5. Let Iav and I ′av denote the average numbers of iterations
for the S-RCSC and SCAN decoding algorithms, respectively,
when the maximum number of iterations is set to two. As
shown in Table II, the S-RCSC algorithm and converges almost
as fast as the SCAN algorithm.
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TABLE II
THE AVERAGE NUMBER OF ITERATIONS WHEN IM = 2
code (1024, 512)
SNR 1.6 2.0 2.4 2.8 4.0 4.4
Iav 1.62 1.25 1.06 1.007 1.000002 1
I′av 1.36 1.12 1.02 1.003 1.000002 1
code (32768, 29504)
SNR 4.0 4.2 4.5 4.6 4.7 4.8
Iav 1.97 1.41 1.006 1.0009 1.0001 1.00001
I′av 1.87 1.25 1.004 1.0004 1.00005 1.000005
IV. AN EFFICIENT SOFT-OUTPUT DECODER
ARCHITECTURE FOR POLAR CODES
A. Top Architecture
Based on our S-RCSC decoding algorithm, a correspond-
ing memory efficient decoder architecture is proposed in
Fig. 6(a), where LMEM, RMEMo, RMEMe, CMEM, SMEM
are five LLR memories. LMEM stores the left LLRs in
L1,L2, · · · ,Ln. RMEMo stores the right LLRs in Ro, while
RMEMe stores the right LLRs in Re1,Re2, · · · ,Ren. The chan-
nel LLR memory, CMEM, stores L0. The soft-output memory,
SMEM, stores LLRs in Re0. Our architecture in Fig. 6(a) has
one processing element array (PEA), which has P (P  N)
identical processing elements (PEs). With the concatenation
and split method in [11], LMEM, RMEMo and RMEMe can
be implemented with area efficient memories such as register
files or SRAMs. Note that each LLR memory in Fig. 6(a)
is a dual port memory, where each word stores at most 2P
LLRs. Take the LMEM as an example, the LLRs are stored
in this memory in the way shown in Fig. 6(b), where Li
is stored in d 2n−i2P e words and each word stores 2P LLRs.
LMEM has a total of W =
∑n
i=1d 2
n−i
2P e words. The read
and write datapaths between LLR memories and the PEA are
shown in Fig. 6. The read and write address signals and enable
signals of each memory are not shown for simplicity. Besides,
each memory meeds a bypass buffer [12] to avoid read-write
conflict. Suppose each internal LLR (except the channel LLRs)
is quantized with Q bits, the width of each read or write data
bus of LMEM, RMEMo, RMEMe and SMEM is T = 2PQ.
Suppose each channel LLR is quantized with Qc bits, then
Tc = 2PQc, where Tc is width of the data buses of the
CMEM. For k = 0, 1, · · · , P − 1, the micro architecture of
PEj is shown in Fig. 7, where the SUM unit outputs the sum
of its two input LLRs and the compare-and-select (CAS) unit
implements the f function in Eq. (5). The write buffer (wB) in
Fig. 7 is a Q-bit register. During each iteration of our S-RCSC
decoding algorithm, the left and right LLRs are updated in an
interleaved way.
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When updating the left LLRs, the computation type control
signal, CTC, is set to 0 and the updated left LLRs are written
into LMEM. For example, when Li needs to be updated, the
PEA may need to fetch Li−1, Roi and Rei as shown in Alg. 2.
When Rei is employed in the updating of Li, the left LLR
selection signal, LLS, is set to 1. Otherwise, LLS = 0. When
Roi is needed in order to compute the updated Li, the control
signal, zset, is set to 1. When no right LLRs are needed for
the update of Li, zset = 0. Since the PEA generates at most
P updated left LLRs and each word in LMEM stores 2P
LLRs, P wBs are used to buffer the first P left LLRs, which
are written back to LMEM once the next P left LLRs are
computed. If Li has less than 2P LLRs, the left LLR output
control signal, LOC, is set to 1.
When updating the right LLRs, CTC = 1, zset = 1 and the
updated right LLRs could be written into RMEMo, RMEMe
and SMEM. In this case, each PE computes two updated right
LLRs in one clock cycle. For our PE architecture in Fig. 7,
at most P right LLRs are needed during each clock cycle.
However, 2P LLRs are read out in parallel for each right
LLR memory. In Fig. 7, the segment selection signal, SS, is
used to select out P right LLRs from 2P inputs.
B. Implementation Results and Comparisons
The proposed soft-output decoder architecture has been im-
plemented for the (1024, 512) and (32768, 29504) polar codes
simulated in this paper. Each channel LLR is quantization with
5 bits, and each of the rest LLR is quantized with 7 bits. The
fixed point FER performance of these two decoders are shown
in Fig. 8. For our implemented decoders, a maximum of two
iterations are allowed. As shown in Fig. 8, our quantization
scheme causes negligible error performance degradation. Iav’s
for the two implemented decoders under various SNR are
shown in Table III. For both of our decoders, Iav ≈ 1 when
FER is below 10−3.
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Fig. 8. Fixed point error performances
TABLE III
THE AVERAGE NUMBER OF ITERATIONS WHEN IM = 2
code (1024, 512)
SNR 1.6 2.0 2.4 2.8 4.0 4.4
Iav 1.63 1.25 1.07 1.007 1.000003 1
code (32768, 29504)
SNR 4.0 4.2 4.5 4.6 4.7 4.8
Iav 1.93 1.47 1.007 1.001 1.00013 1.00001
Both decoders are synthesized with the Cadence RTL
compiler under the TSMC 90nm CMOS technology. The
implementation results are shown in Table IV, where Nc and
CT denote the number of clock cycles per iteration and coded
throughput, respectively. Hence, CT = NfNc , where f is the
achieved frequency. For our decoders with N = 210 and
215, P = 64 and 128, respectively. Area efficiency (AE) in
Table IV denotes the coded throughput normalized by the
corresponding area. The implementation results in [7] are from
the chip fabrication, while the other results are from synthesis.
For fair comparisons, our implementation results under 90nm
CMOS technology have been scaled to those under 65nm and
45nm.
TABLE IV
IMPLEMENTATION RESULTS
proposed [7] [8] proposed
N 210 215
rate 0.5 0.9
process
(nm) 90 65 45 65 45 90
area
(mm2) 0.97 0.51* 0.24† 1.476 1.38‡ 4.734
gate count 342k - 1.96M 1.677M
freq.
(MHz) 571 790* 1142† 300 500 518
Nc 610 10 56 7688
Iav 1.000066> 6.57] 23‖ 1.00001
CT
(Mbps) 958 1326* 1916† 4676 9000 2208
AE 987 2600* 7983† 3168 6521 466
(Mb/s/mm2)
*Scaled results under the 65nm technology. †Scaled results under the
45nm technology. ‡Estimated area under the CMOS technology scaling.
>The corresponding SNR is 3.5dB. Iav will be even smaller for larger
SNR. ]The corresponding SNR is 4.0dB. ‖The corresponding SNR is
3.5dB.
As shown in Table IV, for the (1024, 512) polar code, the
area of our decoder is about 34% and 17% of that of the
decoder in [7] and [8], respectively. The coded throughput of
our decoder is about 28% and 21% of that of the decoder
in [7] and [8], respectively. The area efficiency of our decoder
is about 82% and 122% of that of the decoder in [7] and [8],
respectively. For the (32768, 29504) polar code, our decoder
achieves a coded throughput of 2208Mbps with an area of
4.734mm2 under the TSMC 90nm CMOS technology. Imple-
mentation results for such a long code were not shown in [7],
[8]. Compared to the decoder architectures in [7], [8], our
decoder architecture has advantages in the following aspects.
(a) Compared to the BP decoders [7], [8], our decoder has
much better error performances when the FER is below 10−5
as shown in Figs. 4 and 5 as well as [7, Fig. 6].
(b) Our decoder architecture is expected to consume less
energy on computing updated LLRs compared to the BP
decoder. In this paper, we demonstrate this advantage of our
decoder architecture based on an analytical approach. When
the supply voltage is V , let eVa and e
V
c denote the energy used
for an addition and a comparison, respectively. Let Er and Eb
denote the average energy used for the decoding of a code-
word for the S-RCSC and BP decoders, respectively, where
Er = Iav(Nae
V
a +Nce
V
v ) and Eb = 2Nn(e
V
a +e
V
c )I
BP
av . Here,
IBPav is the average number of iterations for a BP decoder. Na
and Nc are the numbers of additions and comparisons per
iteration for our S-RCSC decoder, respectively. In this paper,
we consider only the energy used for computations over the
real field. When the FER is low, Iav  IBPav and Iav ≈ 1.
Besides, due to our modified message passing schedule and the
application of the SSC principle, Na < 2Nn and Nc < 2Nn.
For example, for our (1024, 512) polar code, Na = 11261
and Nc = 14332 while 2Nn = 20480. When SNR is 4.0 dB,
Iav = 1.000003 while IBPav = 6.57 for the decoder in [7] as
shown in Table IV. As a result, EbEr ≈ 8.8 compared to the BP
decoder in [7].
V. CONCLUSION
In this paper, we present a more efficient belief propagation
decoding algorithm and its hardware architecture. Our decoder
architecture shows advantages in terms of error performance
and energy efficiency.
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